

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2003-017684

(43)Date of publication of application : 17.01.2003

(51)Int.Cl.

H01L 29/78
H01L 21/316

(21)Application number : 2001-197839

(71)Applicant : HITACHI LTD

(22)Date of filing : 29.06.2001


(72)Inventor : SUZUKI TAKAAKI
NAMATAME TOSHIHIDE
KADOSHIMA MASARU
MURATA YASUHIKO

(54) MANUFACTURING METHOD FOR SEMICONDUCTOR DEVICE AND MANUFACTURING DEVICE THEREFOR

(57)Abstract:

PROBLEM TO BE SOLVED: To provide the manufacturing method of a semiconductor device in which a capacity is increased and a leakage current is suppressed by suppressing the generation of SiO₂ on a boundary and removing impurity elements remaining in an insulation film, and to provide the manufacturing device.

SOLUTION: In the manufacturing method of the semiconductor device provided with the process of forming a gate insulation film on a silicon single crystal substrate, the process of forming the gate insulation film is provided with the process of forming an oxide layer by an organic metal gas and an oxidizing gas, and the process of heat-treating the oxide layer in a reducing atmosphere. Further, a semiconductor manufacturing device forms the gate insulation film.



LEGAL STATUS

[Date of request for examination]

24.12.2004

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

BEST AVAILABLE COPY

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

* NOTICES *

JPO and NCIP I are not responsible for any damages caused by the use of this translation.

1.This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The manufacturing method of the semiconductor device with which the process which forms said gate dielectric film on a silicon single crystal substrate in the manufacturing method of the semiconductor device which has the process which forms gate dielectric film is characterized by having the process which forms an oxide layer by organic metal gas and the oxidizing gas, and the process which heat-treats this oxide layer in reducing atmosphere.

[Claim 2] The process which forms an isolation insulator layer on a silicon single crystal substrate, and the process which forms gate dielectric film, The process which forms a gate electrode on this gate dielectric film, and the process which forms the source and a drain field in both sides on both sides of said gate dielectric film between said isolation insulator layers and said gate dielectric film, The process which forms the protective coat which protects said isolation insulator layer, gate dielectric film, gate electrode and source, and a drain field, In the manufacturing method of the semiconductor device which has the process which is made to penetrate said protective coat in contact with each of said source and a drain field, and forms a plug electrode, and the process which forms wiring on said protective coat in contact with this plug electrode one by one The manufacturing method of the semiconductor device with which the process which forms said gate dielectric film is characterized by having the process which forms an oxide layer by organic metal gas and the oxidizing gas, and the process which heat-treats this oxide layer in reducing atmosphere.

[Claim 3] The manufacture approach of a semiconductor device that said reducing atmosphere gas is characterized by being hydrogen or catalyst hydrogen in claim 1 or 2.

[Claim 4] The manufacture approach of the semiconductor device characterized by the heat treatment temperature in said reducing atmosphere gas being 500 degrees C or less in either of claims 1-3.

[Claim 5] The manufacture approach of the semiconductor device characterized by said gate dielectric film consisting of one or more kinds of TiO₂, HfO₂, ZrO₂, aluminum 2O₃, Ta2O₅, Sc2O₃, Y2O₃, and Ln2O₃ (Ln is rare earth elements) in either of claims 1-4.

[Claim 6] The manufacture approach of the semiconductor device characterized by dissolving said organic metal in a tetrahydrofuran, toluene, a hexane, an octane, and one or more sorts of solvents of alcohols, and forming said gate dielectric film in either of claims 1-6 by the liquid conveyance evaporation organic metal chemical-vapor-deposition method using the solution.

[Claim 7] It is. the manufacturing installation of the semiconductor device which forms gate dielectric film on a silicon single crystal substrate -- It has the heat treatment room which heat-treats said silicon single crystal substrate after forming the membrane formation room which forms the oxide layer used as said gate dielectric film on said silicon single crystal substrate, and said oxide layer in reducing atmosphere. The shower head with which said membrane formation room introduces organic metal gas and a oxidizing gas, It has evacuation equipment which exhausts the heater for substrate heating which lays and heats said silicon single crystal substrate, and said membrane formation room. Said heat treatment rooms are semiconductor fabrication machines and equipment characterized by having the heater for substrate heating which heats a reducing gas installation means to introduce said reducing gas, the evacuation

equipment which exhausts said heat treatment room, the base in which said silicon single crystal substrate is laid, and said substrate.

[Translation done.]

* NOTICES *

JPO and NCIP are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the manufacture approach of a new semiconductor device, the manufacture approach, and manufacturing installation of the MIS mold transistor component which has especially gate dielectric film with respect to the manufacturing installation.

[0002]

[Description of the Prior Art] In recent years, detailed-ization of an MIS (Metal Insulator Semiconductor) mold transistor component is in the situation which is at hand as Hasama even as for less than 0.1-micrometer gate length. such detailed-izing — following — as the ingredient of the gate dielectric film of an MIS transistor component — specific inductive capacity — SiO₂ of 3.9 — replacing — aluminum₂O₃ of about 25 ZrO₂ and 10 — using 3 or 80 TiO₂ grades is examined. These ingredients can thicken physical thickness about 20 times 2.5 times about 6 times, in order to obtain the gate capacitance same since specific inductive capacity is high as SiO₂. For this reason, also when a component is made detailed according to a scaling law, it is thought that the leakage current between the gate/substrate by the direct tunneling in gate dielectric film can be suppressed.

[0003] Although forming gate dielectric film by the spatter in the inside of an oxygen ambient atmosphere is shown in JP,8-51220,A, the specific process by organic metal gas is not indicated at all.

[0004]

[Problem(s) to be Solved by the Invention] however, MOCVD (Metalorganic Chemical Vapor Deposition) according these high dielectric materials to a usual organic metal raw material and oxygen reactant gas — when it formed using law, it was easy to form SiO₂ film of a low dielectric layer between Si single crystal and gate dielectric film with oxygen reactant gas, and there was surely a trouble of as a result falling the capacity of the whole gate dielectric film.

[0005] MOCVD according to a usual organic metal raw material and oxygen reactant gas in order to control formation of the above-mentioned low dielectric layer of SiO₂ — when it was going to control formation of SiO₂ by carrying out the low dental-curing film using law, carbon and hydrogen which are contained in a raw material remained in the insulator layer mostly, and there was a problem from which lowering and the high dielectric constant of membraneous quality are hard to be obtained.

[0006] Furthermore, although it was heat-treating with the conventional technique after forming predetermined thickness, since carbon and hydrogen which remain in the film were emitted by heat treatment out of the film, the opening was generated, and there was a problem to which a membranous consistency falls. Moreover, for the reason, the problem to which the irregularity on the front face of gate dielectric film becomes large was also produced.

[0007] The object of this invention controls the generation of SiO₂ by the interface, and is by removing the impurity element which remains in an insulator layer to offer the manufacture approach and manufacturing installation of the semiconductor device which is high capacity and suppressed leakage current.

[0008]

[Means for Solving the Problem] This invention is characterized by having the process in which the process which forms said gate dielectric film on a silicon single crystal substrate in the manufacturing method of the semiconductor device which has the process which forms gate dielectric film forms an oxide layer by organic metal gas and the oxidizing gas, and the process which heat-treats this oxide layer in reducing atmosphere.

[0009] Moreover, the process at which this invention more specifically forms an isolation insulator layer on a silicon single crystal substrate, The process which forms gate dielectric film, and the process which forms a gate electrode on this gate dielectric film, The process which forms the source and a drain field in both sides on both sides of said gate dielectric film between said isolation insulator layers and said gate dielectric film, The process which forms the protective coat which protects said isolation insulator layer, gate dielectric film, gate electrode and source, and a drain field, In the manufacturing method of the semiconductor device which has the process which is made to penetrate said protective coat in contact with each of said source and a drain field, and forms a plug electrode, and the process which forms wiring on said protective coat in contact with this plug electrode one by one The process which forms said gate dielectric film is characterized by having the process which forms an oxide layer by organic metal gas and the oxidizing gas, and the process which heat-treats this oxide layer in reducing atmosphere.

[0010] Said gate dielectric film consists [that said reducing atmosphere gas is hydrogen or catalyst hydrogen,] of one or more kinds of TiO_2 , HfO_2 , ZrO_2 , aluminum 2O_3 , Ta_2O_5 , Sc_2O_3 , Y_2O_3 , and Ln_2O_3 (Ln is rare earth elements), It is desirable to dissolve said organic metal in a tetrahydrofuran, toluene, a hexane, an octane, and one or more sorts of solvents of alcohols, and to form said gate dielectric film by the liquid conveyance evaporation organic metal chemical-vapor-deposition method using the solution.

[0011] That is, the description of this invention is in the MIS (MetalInsulator Semiconductor) mold transistor component which used the silicon single crystal substrate as the base material to perform the process which forms gate dielectric film at low temperature using a CVD raw material and oxygen gas, and the process in reducing atmosphere gas to heat-treat by turns.

[0012] According to this invention, formation of SiO_2 can be controlled to Si single crystal and a gate-dielectric-film interface by forming membranes at low temperature first. As for whenever [substrate stoving temperature / when forming gate dielectric film], it is desirable to carry out at 300 degrees C - 400 degrees C.

[0013] Next, it is possible to remove the carbon which remained in the film by heat treatment by reducing atmosphere gas, and hydrogen. 500 degrees C or less of things for which an impurity is removed efficiently are preferably possible for the heat treatment temperature at this time by carrying out at 400-500 degrees C. If it carries out at temperature higher than 500 degrees C, the reduction reaction of gate dielectric film will arise and lowering of a withstand voltage property will arise. Moreover, at temperature lower than 400 degrees C, if rapid temperature-up heating is used in reducing atmosphere heat treatment, the thing whose a possibility that an impurity element may remain in gate dielectric film, and decline in a dielectric constant may arise is and which an impurity removes still more effectively will become possible again. This invention can obtain the MIS mold transistor component which is high capacity and suppressed leakage current by controlling the generation of SiO_2 by the interface, and removing an impurity by performing the above-mentioned membrane formation and reduction processing mutually.

[0014] It is. the manufacturing installation of the semiconductor device with which this invention forms gate dielectric film on a silicon single crystal substrate — It has the heat treatment room which heat-treats said silicon single crystal substrate after forming the membrane formation room which forms the oxide layer used as said gate dielectric film on said silicon single crystal substrate, and said oxide layer in reducing atmosphere. The shower head with which said membrane formation room introduces organic metal gas and a oxidizing gas, It has evacuation equipment which exhausts the heater for substrate heating which lays and heats said silicon single crystal substrate, and said membrane formation room. Said heat treatment room is characterized by having the heater for substrate heating which heats a reducing gas installation

means to introduce said reducing gas, the evacuation equipment which exhausts said heat treatment room, the base in which said silicon single crystal substrate is laid, and said substrate. [0015]

[Embodiment of the Invention] (Example 1) The process of this invention is shown in drawing 1. this invention — MOCVD (Metalorganic Chemical Vapor Deposition) — membranes are formed using law and, subsequently it heat-treats by reducing atmosphere gas. This membrane formation and heat treatment are repeatedly performed so that it may become predetermined thickness, and it is characterized by producing gate dielectric film.

[0016] Drawing 2 is the sectional view of the semiconductor fabrication machines and equipment which form the gate dielectric film concerning this invention. In this invention, it has the heat treatment room 22 for considering reducing atmosphere heat treatment as the membrane formation room 21 for forming gate dielectric film. It conveys in the heat treatment room 22 after forming gate dielectric film at the membrane formation room 21, and heat treatment in reducing atmosphere is performed. In addition, the configuration of equipment may be changed and membrane formation and reducing atmosphere heat treatment may be performed by turns at a membrane formation room.

[0017] The semiconductor fabrication machines and equipment which form the gate dielectric film concerning this invention have the lamp for substrate heating which heats the base 26 and the substrate which lay a reducing gas installation means to by which have evacuation equipment which exhausts the heater 25 for substrate heating and the membrane-formation room 21 which lay and heat the shower head 23 and the silicon single crystal substrate with which the membrane-formation room 21 introduces organic metal gas and a oxidizing gas, and a heat treatment room 22 introduces reducing gas, the evacuation equipment which exhaust a heat treatment room 22, and a silicon single crystal substrate.

[0018] Si single crystal substrate is a substrate of field (100) bearing, resistivity 10 – 15 ohm-cm in p-type. After forming a slot with a depth of about 0.4 micrometers for a component isolation region, CVD-SiO₂ film was formed completely, and next, by CMP, said substrate was made to carry out flattening and it produced to it.

[0019] Next, in order to produce ZrO₂ film used as gate dielectric film, Zr(t-OC₄H₉)₄ (Tetratertiarybutoxy zirconium) organic metal was prepared by the concentration of 0.05–0.25 mols/l. to the solvent of C₄H₈O (tetrahydrofuran), and it considered as the CVD raw material. The CVD raw material was supplied at the rate of 0.1 – 3sccm using the liquid massflow controller. After setting the temperature of a carburetor as 100–200 degrees C and making a CVD raw material into gas from a liquid at a stretch, it conveyed by Ar gas 198 – 500sccm. Next, it introduced into the reaction container, after mixing a CVD raw material / Ar gas, oxygen reactant gas 2 – 800sccm. The pressure of a reaction container was set to 0.01 – 50torr, and membrane formation temperature was formed on 350-degree C conditions.

[0020] Next, reducing atmosphere heat treatment was performed for said gate dielectric film using hydrogen gas. Heat treatment conditions are rapid temperature up for 10 minutes at 450 degrees C.

[0021] On the heat-treated gate dielectric film, ZrO₂ film was formed by the above-mentioned membrane formation approach like the process shown in drawing 1, said reducing atmosphere heat treatment was repeated and ZrO₂ film of 20nm of deed thickness was formed.

[0022] As a comparison, the above-mentioned membrane formation approach was used on said substrate, ZrO₂ film of 20nm of thickness was formed, and ZrO₂ film heat-treated in the hydrogen ambient atmosphere was produced. The impurity analysis result in the film is shown in drawing 3. This invention was decreasing from the sample for a comparison as substantially [the impurity in the film] as 1/10 or less. Moreover, as a result of observing a cross section, by this invention, eburnation of the sample for a comparison was carried out to many openings having been observed into ZrO₂ film.

[0023] Next, 300nm of polycrystal Si film used as a gate electrode was formed, Lynn was poured into the n channel field and boron was poured into the p channel field, respectively, and it heat-treated among the nitrogen-gas-atmosphere mind of 800 degrees C and 10 – 30min, and was activated. The gate electrode carried out patterning of the polycrystal Si film using the usual

photolithography method, and in the self-aryne, it was etched by RIE and it formed it. Moreover, gate dielectric film processed and formed ZrO₂ similarly. Next, the mask of the gate electrode was carried out, the ion implantation of the atom (P, As, Sb) the periodic table's 5th group's or the 3rd group's atom (B, aluminum, Ga, In) was performed to the source / drain field, and the diffusion region of low resistance was formed by performing 800 degrees C and heat treatment of 30sec among Ar. Next, SiO₂ protective coat was formed with the CVD method.

[0024] After producing a through hole on the source/drain furthermore, W-plug electrode was produced with the CVD method. Finally aluminum wiring was produced on W-plug and the MIS mold transistor component was produced. aluminum wiring of one of the two was carried out to the ground, and EOT (SiO₂ conversion thickness) was computed from the C-V property at the time of making it change to a gate electrode -2-2V. The result is shown in drawing 4. The inclination searched for from the least square method of ZrO₂ data between 10-30nm thickness meant the dielectric constant, and was about 20. moreover, ZrO₂ and Si single crystal substrate interface which are gate dielectric film from EOT showing abbreviation zero when physical thickness is zero — low — it turns out that SiO₂ two-layer dielectric constant formation has been controlled. As an example of a comparison, the sample which heat-treated ZrO₂ after 20nm membrane formation was processed like the above. The result of this ZrO₂ film is shown in drawing 4. The dielectric constant for which it asked from the inclination of data was about 20, and EOT in physical thickness zero was about 2.0nm. these 2.0nm — low — forming in ZrO₂ and Si single crystal substrate interface whose SiO₂ dielectric constant film is gate dielectric film is shown.

[0025] In this example, although carried out using hydrogen gas as reducing atmosphere gas, even if it uses catalyst hydrogen, the same effectiveness is acquired.

[0026] Moreover, although ZrO₂ was used as gate dielectric film in this example, the dielectric materials which consist of one or more kinds of TiO₂, HfO₂, ZrO₂, aluminum 2O₃, Ta2O₅, Sc2O₃, Y2O₃, and Ln2O₃ (Ln:La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, Lu) can be manufactured similarly. Moreover, although Polycrystal Si is used as a gate electrode, the above-mentioned dielectric materials and the metal which does not react, for example, W, Mo, and TiN, and TiSi₂ grade may be used. Furthermore, Lynn may be doped to Polycrystal Si. although aluminum wiring was explained — low — it is easy to be a metallic material [****], for example, Cu ingredient may be used.

[0027] In this example, by combining the process which forms gate dielectric film at low temperature using CVD material gas and oxygen gas, and the heat treatment process in reducing atmosphere gas, the impurity element which remains in an insulator layer can be removed, and the semiconductor device which can, as a result, control high-capacity-izing of gate dielectric film, generating of leak, etc. can be offered. Since it can produce without as a result reducing the capacity of the whole gate dielectric film, the MIS transistor component which sets the gate die length to 0.1 micrometers or less can be manufactured.

[0028]

[Effect of the Invention] Above, according to this invention, SiO₂ film formation of a low dielectric layer could be controlled between Si single crystal and gate dielectric film by combining a CVD raw material, the process which forms membranes using oxygen gas, and the process in reducing atmosphere gas to heat-treat, and it became possible to produce the semiconductor device which has precise gate dielectric film which does not have an impurity further.

[Translation done.]

* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram showing the manufacture process of the gate dielectric film concerning this invention.

[Drawing 2] It is the sectional view of the membrane formation equipment of the gate dielectric film concerning this invention.

[Drawing 3] It is drawing [the example of a comparison / amount / of impurities / in the film of this invention].

[Drawing 4] It is the diagram showing the relation between the ZrO₂ physics thickness of this invention, and EOT thickness.

[Description of Notations]

21 [— The lamp for heating, 25 / — The heater for substrate heating, 26 / — Cradle.] — A membrane formation room, 22 — A heat treatment room, 23 — The shower head, 24

[Translation done.]


* NOTICES *

JPO and NCIPi are not responsible for any damages caused by the use of this translation.


- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]




[Drawing 2]



[Drawing 3]



[Drawing 4]



[Translation done.]

(19) 日本国特許庁 (JP)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開 2003-17684

(P2003-17684A)

(43) 公開日 平成15年1月17日(2003.1.17)

(51) Int. Cl. 7	識別記号	F I	テマコード(参考)
H01L	29/78	H01L 21/316	P 5F058
	21/316		X 5F140
		29/78 301 G	

審査請求 未請求 請求項の数 7 O L (全 5 頁)

(21) 出願番号 特願2001-197839(P2001-197839)

(22) 出願日 平成13年6月29日(2001.6.29)

(71) 出願人 000005108

株式会社日立製作所

東京都千代田区神田駿河台四丁目6番地

(72) 発明者 鈴木 孝明

茨城県日立市大みか町七丁目1番1号

株式

会社日立製作所日立研究所内

(72) 発明者 生田 俊秀

茨城県日立市大みか町七丁目1番1号

株式

会社日立製作所日立研究所内

(74) 代理人 100074631

弁理士 高田 幸彦 (外1名)


最終頁に続く

(54) 【発明の名称】 半導体装置の製造方法とその製造装置

(57) 【要約】

【課題】 本発明の目的は、界面での SiO_2 の生成を抑制し、絶縁膜中に残留する不純物元素を除去することにより高容量でかつリーク電流を抑えた半導体装置の製造方法とその製造装置を提供することにある。

【解決手段】 本発明は、シリコン単結晶基板上に、ゲート絶縁膜を形成する工程を有する半導体装置の製造法において、前記ゲート絶縁膜を形成する工程が、有機金属ガスと酸化性ガスとによって酸化物層を形成する工程と、該酸化物層を還元雰囲気中で熱処理する工程とを有することを特徴とし、更にゲート絶縁膜を形成する半導体製造装置にある。



【特許請求の範囲】

【請求項1】シリコン単結晶基板上に、ゲート絶縁膜を形成する工程を有する半導体装置の製造法において、前記ゲート絶縁膜を形成する工程が、有機金属ガスと酸性ガスとによって酸化物層を形成する工程と、該酸化物層を還元雰囲気中で熱処理する工程とを有することを特徴とする半導体装置の製造法。

【請求項2】シリコン単結晶基板上に、素子分離絶縁膜を形成する工程と、ゲート絶縁膜を形成する工程と、該ゲート絶縁膜上にゲート電極を形成する工程と、前記素子分離絶縁膜と前記ゲート絶縁膜との間で前記ゲート絶縁膜を挟んで両側にソース及びドレイン領域を形成する工程と、前記素子分離絶縁膜とゲート絶縁膜とゲート電極とソース及びドレイン領域とを保護する保護膜を形成する工程と、前記ソース及びドレイン領域の各々に接して前記保護膜を貫通させてプラグ電極を形成する工程と、該プラグ電極に接して前記保護膜上に配線を形成する工程とを順次有する半導体装置の製造法において、前記ゲート絶縁膜を形成する工程が、有機金属ガスと酸性ガスとによって酸化物層を形成する工程と、該酸化物層を還元雰囲気中で熱処理する工程とを有することを特徴とする半導体装置の製造法。

【請求項3】請求項1又は2において、前記還元雰囲気ガスが、水素又は触媒水素であることを特徴とする半導体装置の製造方法。

【請求項4】請求項1～3のいずれかにおいて、前記還元雰囲気ガスでの熱処理温度が500℃以下であることを特徴とする半導体装置の製造方法。

【請求項5】請求項1～4のいずれかにおいて、前記ゲート絶縁膜が TiO_2 、 HfO_2 、 ZrO_2 、 Al_2O_3 、 Ta_2O_5 、 Sc_2O_3 、 Y_2O_3 、 Ln_2O_3 （ Ln は希土類元素）の1種類以上からなることを特徴とする半導体装置の製造方法。

【請求項6】請求項1～5のいずれかにおいて、前記有機金属をテトラヒドロフラン、トルエン、ヘキサン、オクタン及びアルコール類の1種以上の溶剤に溶解し、その溶液を用いる液体搬送気化有機金属化学気相成長法によって前記ゲート絶縁膜を形成することを特徴とする半導体装置の製造方法。

【請求項7】シリコン単結晶基板上に、ゲート絶縁膜を形成する半導体装置の製造装置において、前記シリコン単結晶基板上に前記ゲート絶縁膜となる酸化物層を形成する成膜室と前記酸化物層を形成後の前記シリコン単結晶基板を還元雰囲気中で熱処理する熱処理室とを備え、前記成膜室は有機金属ガスと酸性ガスとを導入するシャワーヘッド、前記シリコン単結晶基板を載置し加熱する基板加熱用ヒータ及び前記成膜室を排気する真空排気装置を有し、前記熱処理室は前記還元ガスを導入する還元ガス導入手段、前記熱処理室を排気する真空排気装置、前記シリコン単結晶基板を載置する台及び前記基板を加

熱する基板加熱用ヒータ、を有することを特徴とする半導体製造装置。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、新規な半導体装置の製造方法とその製造装置に係わり、特にゲート絶縁膜を有するMIS型トランジスタ素子の製造方法とその製造装置に関する。

【0002】

- 10 【従来の技術】近年、MIS (Metal Insulator Semiconductor) 型トランジスタ素子の微細化は0.1 μm 未満のゲート長まで目前に迫っている状況である。このような微細化に伴ってMISトランジスタ素子のゲート絶縁膜の材料として、比誘電率が3.9の SiO_2 に代って約25の ZrO_2 、10の Al_2O_3 、80の TiO_2 等を用いることが検討されている。これらの材料は比誘電率が高いために SiO_2 と同一のゲート容量を得るために物理膜厚を約6倍、2.5倍、20倍程度厚くすることができる。このため
- 20 にスケールリング則に従って素子を微細化した場合にも、ゲート絶縁膜中の直接トンネリングによるゲート/基板間のリーク電流を抑えられると考えられる。

【0003】特開平8-51220号公報には、酸素雰囲気中でのスパッタ法によってゲート絶縁膜を形成することが示されているが、有機金属ガスによる特定の製法は全く開示されていない。

【0004】

- 【発明が解決しようとする課題】ところが、これらの高誘電体材料を通常の有機金属原料と酸素反応ガスによる
- 30 MOCVD (Metalorganic Chemical Vapor Deposition) 法を用いて形成した場合に、どうしても酸素反応ガスによって Si 単結晶とゲート絶縁膜の間に低誘電体層の SiO_2 膜を形成しやすく、その結果ゲート絶縁膜全体の容量を低下する問題点があった。

【0005】上記低誘電体層の SiO_2 の形成を抑制するために、通常の有機金属原料と酸素反応ガスによるMOCVD法を用いて、低温成膜することにより SiO_2 の形成を抑制しようとすると、原料に含まれる炭素や水素が多く絶縁膜中に残留し、膜質の低下や高い誘電率が得られにくい問題があった。

- 【0006】更に従来技術では、所定の膜厚を成膜後に熱処理を行なっているが、膜中に残留する炭素や水素が熱処理により膜外に放出されるため空隙が生じ、膜の密度が低下する問題があった。また、そのため、ゲート絶縁膜表面の凹凸が大きくなる問題も生じた。

- 【0007】本発明の目的は、界面での SiO_2 の生成を抑制し、絶縁膜中に残留する不純物元素を除去することにより高容量でかつリーク電流を抑えた半導体装置の製造方法とその製造装置を提供することにある。
- 50

【0008】

【課題を解決するための手段】本発明は、シリコン単結晶基板上に、ゲート絶縁膜を形成する工程を有する半導体装置の製造法において、前記ゲート絶縁膜を形成する工程が、有機金属ガスと酸化性ガスとによって酸化物を形成する工程と、該酸化物を還元雰囲気中で熱処理する工程とを有することを特徴とする。

【0009】又、本発明は、より具体的には、シリコン単結晶基板上に、素子分離絶縁膜を形成する工程と、ゲート絶縁膜を形成する工程と、該ゲート絶縁膜上にゲート電極を形成する工程と、前記素子分離絶縁膜と前記ゲート絶縁膜との間で前記ゲート絶縁膜を挟んで両側にソース及びドレイン領域を形成する工程と、前記素子分離絶縁膜とゲート絶縁膜とゲート電極とソース及びドレイン領域とを保護する保護膜を形成する工程と、前記ソース及びドレイン領域の各々に接して前記保護膜を貫通させてプラグ電極を形成する工程と、該プラグ電極に接して前記保護膜上に配線を形成する工程とを順次有する半導体装置の製造法において、前記ゲート絶縁膜を形成する工程が、有機金属ガスと酸化性ガスとによって酸化物を形成する工程と、該酸化物を還元雰囲気中で熱処理する工程とを有することを特徴とする。

【0010】前記還元雰囲気ガスが、水素又は触媒水素であること、前記ゲート絶縁膜が TiO_2 、 HfO_2 、 ZrO_2 、 Al_2O_3 、 Ta_2O_5 、 Sc_2O_3 、 Y_2O_3 、 Ln_2O_3 （Lnは希土類元素）の1種類以上からなること、前記有機金属をテトラヒドロフラン、トルエン、ヘキサン、オクタン及びアルコール類の1種以上の溶剤に溶解し、その溶液を用いる液体搬送気化有機金属化学気相成長法によって前記ゲート絶縁膜を形成することが好ましい。

【0011】即ち、本発明の特徴は、シリコン単結晶基板を母材としたMIS（Metal Insulator Semiconductor）型トランジスタ素子において、ゲート絶縁膜をCVD原料と酸素ガスを利用して低温で成膜する工程と還元雰囲気ガスでの熱処理する工程を交互に行なうことにある。

【0012】本発明によれば、まず低温で成膜することによりSi単結晶とゲート絶縁膜界面に SiO_2 の形成を抑制することができる。ゲート絶縁膜を成膜する時の基板加熱温度は、 $300^\circ\text{C} \sim 400^\circ\text{C}$ で行なうのが好ましい。

【0013】次に、還元雰囲気ガスでの熱処理により膜中に残留した炭素や水素を除去することが可能である。この時の熱処理温度は、 500°C 以下、好ましくは $400 \sim 500^\circ\text{C}$ で行なうことにより、効率良く不純物を除去することが可能である。 500°C より高い温度で行なうと、ゲート絶縁膜の還元反応が生じて耐電圧特性の低下が生じる。また 400°C より低い温度では、不純物元素がゲート絶縁膜中に残留し誘電率の低下が生じる恐れ

があるまた、還元雰囲気熱処理において、急速昇温加熱を用いるとより、さらに効果的に不純物が除去することが可能となる。本発明は、上記成膜と還元処理を相互に行なうことにより、界面での SiO_2 の生成を抑制し、かつ不純物を除去することにより高容量でかつリーク電流を抑えたMIS型トランジスタ素子を得ることができる。

【0014】本発明は、シリコン単結晶基板上に、ゲート絶縁膜を形成する半導体装置の製造装置において、前記シリコン単結晶基板上に前記ゲート絶縁膜となる酸化物を形成する成膜室と前記酸化物を形成後の前記シリコン単結晶基板を還元雰囲気中で熱処理する熱処理室とを備え、前記成膜室は有機金属ガスと酸化性ガスとを導入するシャワーヘッド、前記シリコン単結晶基板を載置し加熱する基板加熱用ヒータ及び前記成膜室を排気する真空排気装置を有し、前記熱処理室は前記還元ガスを導入する還元ガス導入手段、前記熱処理室を排気する真空排気装置、前記シリコン単結晶基板を載置する台及び前記基板を加熱する基板加熱用ヒータ、を有することを特徴とする。

【0015】

【発明の実施の形態】（実施例1）図1に本発明のプロセスを示す。本発明では、MOCVD（Metalorganic Chemical Vapor Deposition）法を用いて成膜し、次いで還元雰囲気ガスで熱処理を行う。この成膜と熱処理を所定の膜厚になるように繰り返し行い、ゲート絶縁膜を作製することを特徴とする。

【0016】図2は、本発明に係るゲート絶縁膜を形成する半導体製造装置の断面図である。本発明では、ゲート絶縁膜を成膜する為の成膜室21と還元雰囲気熱処理をする為の熱処理室22を備えたものである。成膜室21にてゲート絶縁膜を成膜後、熱処理室22に搬送し、還元雰囲気中での熱処理を行なう。尚、装置の構成を変えて、成膜室で成膜と還元雰囲気熱処理を交互に行なっても良い。

【0017】本発明に係るゲート絶縁膜を形成する半導体製造装置は、成膜室21が有機金属ガスと酸化性ガスとを導入するシャワーヘッド23、シリコン単結晶基板を載置し加熱する基板加熱用ヒータ25及び成膜室21を排気する真空排気装置を有し、又、熱処理室22が還元ガスを導入する還元ガス導入手段、熱処理室22を排気する真空排気装置、シリコン単結晶基板を載置する台26及び基板を加熱する基板加熱用ランプを有する。

【0018】Si単結晶基板は、p-typeで（100）面方位、抵抗率 $10 \sim 15 \Omega \cdot \text{cm}$ の基板である。前記基板に、素子分離領域を深さ約 $0.4 \mu\text{m}$ の溝を形成した後CVD- SiO_2 膜を全面成膜し、次にCMPで平坦化させて作製した。

【0019】次にゲート絶縁膜となる ZrO_2 膜を作製

するために、 $Zr(t-OC_4H_9)_4$ (Tetratertiarybutoxy zirconium) 有機金属を C_4H_8O (テトラヒドロフラン) の溶剤に $0.05 \sim 0.25 \text{ mol/l}$ の濃度で調合してCVD原料とした。CVD原料は液体マスフローコントローラーを用いて $0.1 \sim 3 \text{ sccm}$ の速度で供給した。気化器の温度を $100 \sim 200^\circ\text{C}$ に設定してCVD原料を一気に液体からガスにした後、Arガス $198 \sim 500 \text{ sccm}$ で搬送した。次にCVD原料/Arガスと酸素反応ガス $2 \sim 800 \text{ sccm}$ を混合した後、反応容器に導入した。反応容器の圧力を $0.01 \sim 50 \text{ torr}$ とし、成膜温度を 350°C の条件で成膜した。

【0020】次に、前記ゲート絶縁膜を水素ガスを用いて還元雰囲気熱処理を行った。熱処理条件は、 -450°C で10分間、急速昇温である。

【0021】熱処理したゲート絶縁膜上に、図1に示す工程のように上記成膜方法で ZrO_2 膜を成膜し、前記還元雰囲気熱処理を繰り返し行い膜厚 20 nm の ZrO_2 膜を成膜した。

【0022】比較として、前記基板上に上記成膜方法を用いて膜厚 20 nm の ZrO_2 膜を成膜し、水素雰囲気中で熱処理した ZrO_2 膜を作製した。図3に膜中の不純物分析結果を示す。本発明は比較用試料より、膜中の不純物が $1/10$ 以下と大幅に減少していた。また、断面を観察した結果、比較用試料は、 ZrO_2 膜中に空隙が多数観察されたのに対して、本発明では、緻密化していた。

【0023】次にゲート電極となる多結晶Si膜を 300 nm 成膜し、nチャンネル領域にはリンを、pチャンネル領域にはボロンをそれぞれ注入し、 800°C 、 $10 \sim 30 \text{ min}$ の窒素雰囲気中熱処理して活性化した。ゲート電極は多結晶Si膜を通常のホトリソグラフィ法を用いてパターンニングし、セルフアラインにてRIEによりエッチングして形成した。また同様にゲート絶縁膜も ZrO_2 を加工して形成した。次にゲート電極をマスクしてソース/ドレイン領域に周期率表の第5族の原子(P, As, Sb) 或いは第3族の原子(B, Al, Ga, In) のイオン注入を行い、 800°C 、 30 sec のAr中熱処理を施す事により低抵抗の拡散域を形成した。次にCVD法により SiO_2 保護膜を形成した。

【0024】さらにソース/ドレイン上にスルーホールを作製した後、CVD法によりWプラグ電極を作製した。最後にAl配線をWプラグ上に作製してMIS型トランジスタ素子を作製した。片方のAl配線をアースにして、ゲート電極に $-2 \sim 2 \text{ V}$ 変化させた場合のC-V特性よりEOT (SiO_2 換算膜厚) を算出した。その結果を図4に示す。 $10 \sim 30 \text{ nm}$ 膜厚間で ZrO_2 データの最小2乗法から求めた勾配は誘電率を意味し、約20であった。また物理膜厚がゼロの場合にEOTが約ゼロを示す事より、ゲート絶縁膜である ZrO_2 とS

i単結晶基板界面に低誘電率な SiO_2 層の形成を抑制できたことが分かる。比較例として、 ZrO_2 を 20 nm 成膜後に熱処理した試料を、上記と同様に加工した。この ZrO_2 膜の結果を図4に示す。データの勾配から求めた誘電率は約20であり、物理膜厚ゼロにおけるEOTが約 2.0 nm であった。この 2.0 nm は低誘電率な SiO_2 膜がゲート絶縁膜である ZrO_2 とSi単結晶基板界面に形成していることを示している。

【0025】本実施例では、還元雰囲気ガスとして水素ガスを用いて行なったが、触媒水素を用いても同様の効果が得られる。

【0026】また、本実施例ではゲート絶縁膜として ZrO_2 を用いたが、 TiO_2 、 HfO_2 、 ZrO_2 、 Al_2O_3 、 Ta_2O_5 、 Sc_2O_3 、 Y_2O_3 、 Ln_2O_3 ($Ln: La, Ce, Pr, Nd, Pm, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, Lu$) の1種類以上からなる誘電体材料でも同様に製造可能である。またゲート電極として多結晶Siを用いているが、上記誘電体材料と反応しない金属、例えばW、Mo、TiN、TiSi₂等を用いてもよい。さらに、多結晶Siにリンをドーブしてもよい。Al配線を説明したが、低抵抗な金属材料ならよく、例えばCu材料を用いてもよい。

【0027】本実施例においては、ゲート絶縁膜を、CVD原料ガスと酸素ガスを利用して低温で成膜する工程と還元雰囲気ガスでの熱処理工程を組み合わせることにより、絶縁膜中に残留する不純物元素を除去し、その結果ゲート絶縁膜の高容量化とリークの発生等を抑制できる半導体装置を提供することができるものである。その結果ゲート絶縁膜全体の容量を低下させることなく作製できるために、そのゲート長さを $0.1 \mu\text{m}$ 以下とするMISトランジスタ素子を製造できる。

【0028】

【発明の効果】以上本発明によれば、CVD原料と酸素ガスを利用して成膜する工程と還元雰囲気ガスでの熱処理する工程を組み合わせることで、Si単結晶とゲート絶縁膜の間に低誘電体層の SiO_2 膜形成を抑制でき、さらに不純物の無い緻密なゲート絶縁膜を有する半導体装置を作製することが可能となった。

【図面の簡単な説明】

【図1】 本発明に係るゲート絶縁膜の製造プロセスを示すブロック図である。

【図2】 本発明に係るゲート絶縁膜の成膜装置の断面図である。

【図3】 本発明の膜中の不純物量を比較例と比較した図である。

【図4】 本発明の ZrO_2 物理膜厚とEOT膜厚との関係を示す線図である。


【符号の説明】

21…成膜室、22…熱処理室、23…シャワーヘッド


ド、24…加熱用ランプ、25…基板加熱用ヒータ、2

6…受台。


【図1】




【図2】



【図3】



【図4】



フロントページの続き

(72)発明者 門島 勝

茨城県日立市大みか町七丁目1番1号 株式会社日立製作所日立研究所内

(72)発明者 村田 康彦

茨城県日立市大みか町七丁目1番1号 株式会社日立製作所日立研究所内

Fターム(参考) 5F058 BC03 BF06 BF27 BF29 BH02

5F140 AA24 BA01 BD11 BD12 BD13

BE10 BE17 BF01 BF04 BF07

BF08 BF10 BH21 BJ01 BJ07

BJ27 BK13 BK21 BK25 BK30

CA03 CB04 CC03 CC12 CE07

This Page is inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☒ BLACK BORDERS

☒ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

☒ FADED TEXT OR DRAWING

☐ BLURED OR ILLEGIBLE TEXT OR DRAWING

☐ SKEWED/SLANTED IMAGES

☒ COLORED OR BLACK AND WHITE PHOTOGRAPHS

☐ GRAY SCALE DOCUMENTS

☐ LINES OR MARKS ON ORIGINAL DOCUMENT

☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images
problems checked, please do not report the
problems to the IFW Image Problem Mailbox**